



- 1 *Chip-to-wafer process for infrared sensors*
- 2 *Chip-on-board installation of a CSP*

## CHIP SCALE PACKAGES FROM IMS

### EXTREMELY SMALL, EXTREMELY GOOD

#### Fraunhofer Institute for Microelectronic Circuits and Systems IMS

Finkenstr. 61  
D - 47057 Duisburg  
phone +49 203 37 83-0  
fax +49 203 37 83-266  
[www.ims.fraunhofer.de](http://www.ims.fraunhofer.de)

#### Contact

Michael Bollerott  
phone +49 203 37 83-227  
[vertrieb@ims.fraunhofer.de](mailto:vertrieb@ims.fraunhofer.de)

The success of microelectronics is mainly based on two pillars – miniaturization of structure and price-cutting. This applies to silicon chips as well as to their packaging: from the DIL packages of the 1970s to the SMD technology up to the smallest packaging possible – the chip scale package (CSP).

Fraunhofer IMS has developed a CSP for client-specific microsystems, for example MEMS resonators or accelerometers. It offers significant advantages over conventional packages made of metal, plastic or ceramics:

- Only slightly bigger than the chip itself
- Sensors can be operated in vacuum or inert gas
- Cost-effective and producible in large quantity
- Made of silicon and therefore provides excellent thermal properties

At Fraunhofer IMS the CSP is deployed for infrared sensors produced on-site. Therefore, the demands on the CPS regarding vacuum and tightness (leak rate) are particularly high.

The exceptional reliability of the CSP has been proven by tests such as autoclave, temperature load alternation and temperature storage.

---

#### Example for a CSP with vacuum

---

Lid size	10 mm x 10 mm
Cavity volume	< 8 µl
Cavity pressure	< 10 µbar
Leak rate	< 1x10 <sup>-15</sup> mbar l/sec





## CSP process

The CSP can also be applied to other microsystems. The complete production on 200mm wafers is carried out at Fraunhofer IMS. Due to the preferred chip-to-wafer (C2W) process, only approved devices (good dies) are encapsulated, reducing process time and material costs significantly – this is important especially concerning large chip areas.

There are great advantages arising from the production in the C2W process, since the automatized characterization of the microsystem and of the CSP is possible after every process step.

The lid and the substrate wafer can be optimized independently. For example, anti-reflective coatings or optical multilayers for filtering certain wavelengths (cut-on filter) can be applied to the lid to improve the

performance or to optimize it for different applications. The use of glass as lid material is also possible.

Fraunhofer IMS offers the complete development of CSP processes for different microsystems, which can be implemented on request either as prototype or as small batch.

### Further Parameter of the CSP process

Lid sizes	1 mm - 20 mm
Distance between lid and substrate	10 $\mu\text{m}$ - 30 $\mu\text{m}$
Metals by electroplating	Cu, Sn, Ni, Au
Stacking method	C2W or Wafer-to-wafer (W2W)
Fixation technique	Thermocompression
Accuracy of placement	$\pm 0,5 \mu\text{m}$
Soldering temperature	250 °C - 350 °C
Soldering process	Solid liquid interdiffusion